AES Encryption Algorithm Hardware Implementation: Throughput and Area Comparison of 128, 192 and 256-bits Key
نویسندگان
چکیده
منابع مشابه
A Single Chip Design and Implementation of Aes -128/192/256 Encryption Algorithms
In this paper an efficient hardware architecture design and implementation of all candidates of AES encryption standards AES-128, AES-192 and AES-256 on the same hardware is proposed. AES algorithm proposed by NIST has been widely accepted as best cryptosystem for wireless communication security. The hardware implementation is useful in wireless security like military and mobile phones. This co...
متن کاملA High-Speed and Area Efficient Hardware Implementation of AES-128 Encryption Standard
The Advanced Encryption Standard (AES) is used nowadays extensively in many network and multimedia applications to address security issues. In this paper, a high throughput area efficient FPGA implementation of the latter cryptographic primitive is proposed. It presents the highest performance (in terms of throughput) among competitive academic and commercial implementations. Using a Virtex-II ...
متن کاملRelated-Key Cryptanalysis of the Full AES-192 and AES-256
In this paper we present two related-key attacks on the full AES. For AES-256 we show the first key recovery attack that works for all the keys and has complexity 2, while the recent attack by Biryukov-Khovratovich-Nikolić works for a weak key class and has higher complexity. The second attack is the first cryptanalysis of the full AES192. Both our attacks are boomerang attacks, which are based...
متن کاملHardware Implementation of AES Encryption Algorithm Based on FPGA
With the development of society, the information industry has attracted more and more attention by the state. Since the emergence of prism doors, it has made countries pay great attention to the direction of information security. The question about how to protect information security has become an increasingly concerned issue. This paper introduces a widely used algorithm based on FPGA of symme...
متن کاملHardware Implementation of Aes Algorithm
The paper presents a hardware implementation of the AES algorithm developed for an external data storage unit in a dependable application. The algorithm was implemented in FPGA using the development board Celoxica RC1000 and development suite Celoxica DK. The purpose of this prototype version was to test the correctness of the implemented algorithm and to gain experience in optimisation of algo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable and Embedded Systems (IJRES)
سال: 2012
ISSN: 2089-4864,2089-4864
DOI: 10.11591/ijres.v1.i2.pp67-74